

Overview – Applications – Sales



Florian Kotzur, M.Sc.

Agenda





Fields of Application



Competition and Sales



Cologne Chip AG

Company overview

Cologne Chip AG – Overview

- Innovative technology company based in the heart of Cologne
- Development at the headquarter, production in cooperation with
 - SHARP
 - SAMSUNG
 - Vanguard (TSMC)
 - Global Foundries
- Excellent delivery times and long product lifetime
- Direct support from our own engineering team
- Over 25 years of quality "Made in Germany"





Our factors of success





Cost-efficient quality products

Highest efficiency at lowest cost due to new architecture of FPGAs



Continuous availability

Secure supply and planning due to continuous availability of our products



Individual support Extensive customer support in all aspects of the designin process



The most important features

It is an ASIC, but...

ASIC

- Fixed circuitry for product's lifespan
- High performance, low power consumption
- High functional density
- Accurate validation required

• Reconfigurable cirtuitry after manufacturing

FPGA

- Low performance, higher power consumption
- Typically larger than ASICs
- Comfortable prototyping







- Globalfoundries[™] 28 nm SLP process
- 20.480 programmable elements per FPGA-die
 - 8 inputs or 2x4 independent inputs + 2 flip-flops
 - 1- or 2-bit full adder or 2x2-bit multiplier
- 32 40KBit RAM cells (Total 1.280 Kbit)
- 4 Clock Generators (PLLs)
- 2,5 Gb/s SerDes Controller
- Core voltage from 0,9V to 1,1V, I/O voltage from 1,2V to 2,5V
- All 162 GPIO configurabe as single-ended or LVDS differential pairs with DDR-support
- A1, A2, A4: 324-ball FBGA package (15x15 mm, 0,8 mm pitch)







Feature summary by device

| Device | Size | CPEs | FFs | Block RAM | | | | GPIO | | | | |
|----------|------|---------|-----------|-----------|-----|------|--------|------------------|-----------------------|----------------------|--|--|
| | | | | 20K | 40K | PLLs | SerDes | Single- ended | Diff. Pairs (LVDS) | Package | | |
| CCGM1A1 | 1 | 20,480 | 40,960 | 64 | 32 | 4 | 1 | 162 | 81 | 324 FBGA 15x15 mm | | |
| CCGM1A2 | 2 | 40,960 | 81,920 | 128 | 64 | 8 | 2 | 162 | 81 | 324 FBGA 15x15 mm | | |
| CCGM1A4 | 4 | 81,920 | 163,840 | 256 | 128 | 16 | 4 | 154 | 77 | 324 FBGA 15x15 mm | | |
| | | | | | | | | | | | | |
| CCGM1A25 | 25 | 512,000 | 1,240,000 | 1600 | 800 | 100 | 25 | tba | tba | tba | | |



Cologne Programmable Element

Combinatorical

- 8-input function with LUT2-tree
- 2 independent 4-input functions
- 6 inputs for MUX-4 function

Arithmetic

- 1-bit or 2-bit full adder, horizontal or vertical
- 2x2-bit multiplier, expandable to any size

Sequential

- 2 Flip-flops or latches
- 8+3 inputs for MUX-8 function







- [2] https://github.com/sylefeb/Silice
 [3] https://github.com/SpinalHDL/SpinalHDL
 [4] https://github.com/trabucayre/openFPGALoader

^[1] https://github.com/nmigen/nmigen

324-BGA Pinout



CCGM1A1

- 0.8 mm Pitch
- Only 2 signal layers required
- Altium + KiCAD footprints available
- Configuration bank switchable to GPIO



| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | |
|---|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|---------------|---------------|--------------|--------------|-----------------|--------------|--------------|---|
| А | GND | VDD_ WC | IO_NA _A0 | IO_NA _A1 | VDD_ NA | IO_NA _A4 | GND | 10_NA _A7 | IO_NB _B0 | GND | IO_NB _B2 | IO_NB _B4 | GND | IO_NB _B7 | IO_EB _B8 | VDD_ EB | IO_EB _B5 | GND | А |
| в | IO_WC _A8 | 10_WC _B8 | IO_NA _B0 | IO_NA _B1 | IO_NA _A2 | IO_NA _B4 | VDD_ NA | IO_NA _B7 | IO_NB _A0 | VDD_ NB | IO_NB _A2 | IO_NB _A4 | VDD_ NB | IO_NB _A7 | IO_EB _A8 | GND | IO_EB _A5 | VDD_ EB | В |
| С | GND | VDD_ WC | IO_WC _A7 | 10_WC _B7 | IO_NA _B2 | IO_NA _A3 | IO_NA _A5 | IO_NA _A6 | IO_NA _A8 | IO_NB _B1 | IO_NB _B3 | IO_NB _B5 | IO_NB _B6 | IO_NB _B8 | IO_EB _B7 | IO_EB _B6 | IO_EB _B4 | IO_EB _A4 | С |
| D | IO_WC _A5 | IO_WC _B5 | IO_WC _A6 | IO_WC _B6 | VDD_ WC | IO_NA _B3 | IO_NA _B5 | IO_NA _B6 | IO_NA _B8 | IO_NB _A1 | IO_NB _A3 | IO_NB _A5 | IO_NB _A6 | IO_NB _A8 | IO_EB _A7 | IO_EB _A6 | IO_EB _B2 | IO_EB _A2 | D |
| Е | IO_WC _A3 | IO_WC _B3 | IO_WC _A4 | IO_WC _B4 | GND | VDD_ NA | GND | VDD_ NA | GND | VDD_ NB | GND | VDD_ NB | GND | VDD_ EB | IO_EB _B3 | IO_EB _A3 | VDD_ EB | GND | Е |
| F | GND | VDD_ WC | IO_WC _A2 | IO_WC _B2 | VDD_ WC | GND | VDD_ NA | GND | VDD | GND | VDD_ NB | GND | VDD_ EB | GND | IO_EB _B1 | IO_EB _A1 | IO_EB _B0 | IO_EB _A0 | F |
| G | IO_WC _A0 | IO_WC _B0 | IO_WC _A1 | IO_WC _B1 | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD_ EA | IO_EA _B8 | | IO_EA _B7 | IO_EA _A7 | G |
| н | IO_WB _A7 | 10_WB _B7 | IO_WB _A8 | IO_WB _B8 | VDD_ WB | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | IO_EA _B6 | IO_EA _A6 | VDD_ EA | GND | Н |
| J | GND | VDD_ WB | IO_WB _A6 | IO_WB _B6 | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD_ EA | IO_EA _B5 | IO_EA _A5 | IO_EA _B4 | IO_EA _A4 | J |
| к | IO_WB _A5 | IO_WB _B5 | IO_WB _A4 | IO_WB _B4 | VDD_ WB | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | IO_EA _B3 | IO_EA _A3 | IO_EA _B2 | IO_EA _A2 | к |
| L | IO_WB _A3 | IO_WB _B3 | IO_WB _A2 | IO_WB _B2 | GND | VDD | GND | VDD | GND | VDD | GND | VDD | GND | VDD_ EA | IO_EA _B1 | IO_EA _A1 | VDD_ EA | GND | L |
| м | GND | VDD_ WR | IO_WB | IO_WB | VDD_ WR | GND | VDD | GND | VDD | GND | VDD | GND | VDD | IO_EA _B0 | IO_EA _A0 | GND | IO_SB _A3 | IO_SB _B3 | М |
| Ν | IO_WB _A0 | IO_WB _B0 | IO_WA _A8 | IO_WA _B8 | VDD_ WA | VDD | GND | VDD | GND | VDD | VDD_ SB | GND | VDD_ SB | IO_SB _A8 | IO_SB _B8 | N.C. | GND | VDD_ SB | Ν |
| Р | IO_WA _A7 | 10_WA _B7 | VDD_ WA | GND | VDD_ WA | VDD_ SA | GND | VDD_ SA | GND | VDD_ SA | IO_SB _A4 | IO_SB _A7 | IO_SB _B7 | IO_SB _A6 | IO_SB _B6 | VDD_ PLL | IO_SB _A2 | IO_SB _B2 | Ρ |
| R | 10_WA _A6 | IO_WA | IO_WA _A5 | IO_WA _B5 | IO_WA _A0 | IO_SA _A1 | IO_SA _A2 | IO_SA _A4 | IO_SA _A6 | IO_SA _A7 | IO_SB _B4 | GND | IO_SB _A5 | IO_SB _B5 | VDD_ SB | GND | IO_SB _A1 | IO_SB _B1 | R |
| т | VDD_ WA | 10_WA _A4 | IO_WA _B4 | GND | IO_WA _B0 | IO_SA _B1 | IO_SA _B2 | IO_SA _B4 | IO_SA _B6 | IO_SA _B7 | GND | SER_ CLK | SER_ CLK_N | VDD _CLK | RST_N | VDD_ SER_PLL | GND | VDD_ SB | Т |
| U | IO_WA _A3 | IO_WA _B3 | VDD_ WA | IO_WA _A1 | IO_SA _A0 | VDD_ SA | IO_SA _A3 | IO_SA _A5 | VDD_ SA | IO_SA _A8 | SER_ RX_P | VDD_ SER | SER_ TX_P | GND | GND | TEST MODE | IO_SB _A0 | IO_SB _B0 | U |
| V | GND | IO_WA _A2 | IO_WA _B2 | IO_WA _B1 | IO_SA _B0 | GND | IO_SA _B3 | IO_SA _B5 | GND | IO_SA _B8 | SER_ RX_N | SER_ Rterm | SER_ TX_N | GND | POR_ ADJ | GND | VDD_ SER | GND | V |
| - | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | |

324-BGA Pinout

Pin compatibility



A1 IO_SB IO_SB A3 _B3 M VDD_ SB Ν IO_SB IO_SB _A2 _B2 P IO_SB IO_SB A1 _B1 R VDD_ SB TEST IO_SB IO_SB MODE _A0 _B0 SER_ RX P GND U SER SER SER POR V IND GND 11 12 13 14 15 16 17 18



11 12 13 14 15 16 17 18

IO_SB IO_SB A3 B3 M

> VDD SB

> VDD SB

IO_SB IO_SB _A2 _B2

IO_SB IO_SB A1 B1

IO_SB IO_SB _A0 _B0 N

D

R

U

V







GateMate[™] Evaluation Board

Interfaces

- Six I/O banks + access to SPI/JTAG signals
- Two standard 12-pin Pmod[™] connectors
- One high-speed 2.5 Gb/s SerDes connector
- Access to all clock inputs
- Configuration via flash or on-board USB to SPI/JTAG bridge

Memory

- 64 Mbit Quad-I/O SPI flash
- Up to two HyperBus modules (HyperRAM / HyperFlash)

Power

• User-selectable core and I/O voltages







Fields of Application

for GateMate[™] FPGA

Fields of application for GateMateTM FPGA

Possible areas of application

- Small to medium sized FPGAs
- Low-power FPGAs in mass-markets
- Discontinued FPGAs (e.g. Xilinx Spartan 3)
- Typical FPGAs that can be replaced
 - Xilinx: small Spartan series e.g. Spartan 6/7
 - Cyclone II, IV or V





Applications

Industry / Mechanical Engineering

GENIEUR

e

0

1.1

2 8

Applications

Telecommunication / Networking technology

Ackn.



Applications

• Sensors and control technology





The smart semiconductor company

Quality and Service "Made in Germany"



Eintrachtstraße 113 50668 Köln

Tel. +49 221 9124 0

https://www.colognechip.com sales@colognechip.com